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Speeding up VLSI Layout Verification Using Fuzzy
Attributed Graphs Approach
Nian Zhang, Member, IEEE, and Donald C. Wunsch II, Fellow, IEEE

Abstract—Technical and economic factors have caused the field
of physical design automation to receive increasing attention and
commercialization. The steady down-scaling of complementary
metal oxide semiconductor (CMOS) device dimensions has been
the main stimulus to the growth of microelectronics and computer-aided very large scale integration (VLSI) design. The more
an Integrated Circuit (IC) is scaled, the higher its packing density
becomes. For example, in 2006 Intel’s 65-nm process technology
for high performance microprocessor has a reduced gate length
of 35 nanometers. In their 70-Mbit SRAM chip, there are up to
2 chip size with 3.4 GHz clock
0.5 billion transistors in a 110
speed. New technology generations come out every two years
and provide an approximate 0.7 times transistor size reduction
as predicted by Moore’s Law. For the ultimate scaled MOSFET
beyond 2015 or so, the transistor gate length is projected to
be 10 nm and below. The continually increasing size of chips,
measured in either area or number of transistors, and the wasted
investment involving fabricating and testing faulty circuits, make
layout analysis an important part of physical design automation.
Layout-versus-schematic (LVS) is one of three kinds of layout
analysis tools. Subcircuit extraction is the key problem to be
solved in LVS. In LVS, two factors are important. One is run
time, the other is identification correctness. This has created a
need for computational intelligence. Fuzzy attributed graph is not
only widely used in the fields of image understanding and pattern
recognition, it is also useful to the fuzzy graph matching problem.
Since the subcircuit extraction problem is a special case of a
general-interest problem known as subgraph isomorphism, fuzzy
attributed graphs are first effectively applied to the subgraph isomorphism problem. Then we provide an efficient fuzzy attributed
graph algorithm based on the solution to subgraph isomorphism
for the subcircuit extraction problem. Similarity measurement
makes a significant contribution to evaluate the equivalence of two
circuit graphs. To evaluate its performance, we compare fuzzy
attributed graph approach with the commercial software called
SubGemini, and two of the fastest approaches called DECIDE and
SubHDP. We are able to achieve up to 12 times faster performance
than alternatives, without loss of accuracy.

mm

Index Terms—Fuzzy attributed graph, fuzzy logic, very large
scale integration (VLSI).

I. INTRODUCTION
N THE physical design automation of very large scale
integration (VLSI) systems, we are concerned with layout
analysis—recovering properties that the chip would have if it
were manufactured as specified by a given layout. There are
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three kinds of layout analysis tools: first, design-rule checkers,
which detect violations of rules that govern the technology in
which the chip is to be made; second, netlist extractors and
comparators, which tell the designer what circuit is expressed
by a layout, for comparison to another representation of the
circuit; and third, parameter extractors, which provide information about electrical characteristics that can be used for
full-scale simulation [1]. This paper focuses on designing and
implementing netlist extractors and comparators.
In these, we must perform LVS to ensure layout correctness.
After the mask layout design of the circuit is completed, the LVS
design will extract the circuit netlist description from the mask
layout, and compare it with the original circuit description to
see whether they are equivalent [2]. If they are equivalent, the
design process will move to the post-layout simulation; otherwise the designer must go back to the mask layout to correct
the errors, such as unintended connections between transistors,
missing connections or missing devices [3]. LVS can be done in
two steps: first, known as circuit extraction, converts the layout
into a machine-readable network description; second, the extracted circuit has to be compared to a description of the original schematic [4]. In this paper, we designed and tested the algorithm for the second step.
One primary difficulty associated with an LVS process is
caused by a dissimilarity in the labeling of devices and nets
in the extracted schematic relative to the original schematic
[5]. Designers are frequently confronted with different netlists
representing the same design. For example, one netlist might
be generated from a schematic representation of a circuit,
while the other is produced by an extraction program from
a physical layout of that circuit. Inevitably, the two netlists
employ different names for the nets and devices of the circuit
and list the objects in different orders. The most efficient way to
overcome these difficulties is to identify a related collection of
interconnected primitive devices as an instance of a pattern circuit, which is usually called the subcircuit extraction problem.
If the two netlists represent different circuits, the program will
pinpoint the differences.
We can obtain either a hierarchical or a flattened netlist from
a schematic. However, when doing LVS, the circuit extracted
from the layout comes back as a flat netlist, requiring a flatversus-flat comparison [6]. In the layout versus schematic, two
factors are important. The first factor is the run time associated
with circuit setup and identification. The second factor is identification correctness. An excellent algorithm should have a very
good tradeoff between speed and accuracy.
Many specialized LVS algorithms have been devised, starting
as early as 1983 [4]. Early algorithms rely on the specific characteristics of the technology or circuits being transformed and
are not easily applied to different technologies or circuit types,
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such as analog circuits [7]. Moreover, these techniques rely on
assumptions about the subcircuits being extracted and do not
generalize to allow arbitrary subcircuits to be found [8].
In 1993, graph theory was applied to the subcircuit extraction problem [9]. By treating the subcircuit extraction as the
subgraph isomorphism problem that assumes nothing about the
underlying circuits, we obtain a truly technology-independent
solution. Technology-independence means the same algorithm
can be used in many different contexts, including digital and
analog circuits, metal-oxide-semiconductor (MOS) and bipolar
technologies, and for circuits using varying levels of abstraction.
Ohlrich et al. were the first researchers to solve the subcircuit extraction problem based on a solution to subgraph isomorphism. Their algorithm has been implemented in commercial
software called SubGemini. SubGemini works in two phases.
In Phase I, it identifies all possible locations of the subcircuit in
the main circuit. It does this by applying a partitioning algorithm
to both the subcircuit and the main circuit, in order to choose a
key vertex (K) in the subcircuit, and identify all possible vertices in the main circuit that might match the key vertex. This
set of vertices is called the candidate vector (CV). Phase I acts
as a filter that tries to reduce the number of instances that need
to be checked; later, Phase II will check each instance in order
to determine if it is part of a subcircuit. Because this algorithm
replies on the assumption that the outputs of a subgraph are not
connected to its inputs, thus this algorithm is not applicable to
the shorted circuit.
More approaches were proposed [10]–[16]. Among these approaches, DECIDE [13] and SubHDP [14] approaches reported
the fastest speed against the others. The DECIDE algorithm
created by Chang et al. in 2001, adopts a recursive scheme to
achieve the identification operation. In 2002, Wunsch and Zhang
reported a neural networks-based heuristic dynamic programming (HDP) algorithm, called SubHDP, for subcircuit extraction. HDP is a type of approximate dynamic programming, discussed in great detail in the literature. See [17]–[20] for a small,
but representative sample. The SubHDP approach took advantage of the high accuracy and speed of trained neural nets.
Recently, we proposed a successful fuzzy attributed graph approach on subcircuit extraction [21], which demonstrated the
power of fuzzy logic for netlist comparison. In this paper, we
thoroughly present an improved fuzzy attributed graph approach
on the subcircuit extraction problem and show its superior performance to all published approaches we are aware of.
The rest of this paper is organized as follows: Section II provides the notation and definitions for fuzzy attributed graph.
Section III described the subgraph isomorphism and the subcircuit extraction problem. Section IV first introduces the similarity of a fuzzy attributed graph pair, then describes the circuit setup approach, followed by the subcircuit identification
process. Section V provides the experimental results. Section VI
gives the time complexity analysis and conclusions.
II. FUZZY ATTRIBUTED GRAPH
Attributed graph was introduced by Tsai and Fu for pattern
analysis [22]. It gives a straightforward representation of structural patterns. The vertices of the graph represent pattern primitives describing the pattern, while the arcs are the relations between these primitives. However, the pattern often possesses
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properties that are fuzzy in nature and it has been extended to
include fuzzy information into the attributes.
Each vertex may take attributes from the set
. For each attribute , it will take values from
The set of all possible attribute-value pairs of the vertices is
. A valid pattern primitive is just a subset
repof Lv in which each attribute appears only once, and
resents the set of all those valid pattern primitives. Thus, each
vertex will be represented by an element of .
Similarly, each arc may take attributes from the set
in which each
may take
.
values from
denotes the set of all possible
relational attribute value pairs. A valid relation is just a subset
of La in which each attribute appears only once. The set of all
those valid relations is denoted as .
Let be a finite nonempty set of vertices and
a set of distinct ordered pairs of distinct elements in .
Definition 1: An attributed graph over
, with
is defined to be an
an underlying graph structure
, where
is called an attributed
ordered pair
is called an attributed arc set. The
vertex set and
mapping
and
are called vertex interpreter and arc interpreter, respectively.
The vertex and arc interpreter is just a mapping that maps the
vertices or arcs to their corresponding attribute sets. When using
attributed graph to represent a CMOS circuit, a natural way is to
represent each node as a vertex and the relation between nodes
as arcs. Each node has an attribute of Node_type, and each relation has an attribute of Edge_relation
Node type
Edge relation

- type - type terminal
- type-terminal
- type- terminal terminal- terminal
- type- - type
- type- - type
- type- - type

With the definition of attributed graph given previously
Node type
- type
- type
Node type
- type
Node type
Node type terminal

terminal
- type

Similarly
Edge relation
- type- terminal
- type- terminal
terminal- terminal
- type- - type
- type- - type
- type- - type
Edge relation
- type- terminal
Edge relation - type- terminal
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Edge
Edge
Edge
Edge

relation terminal- terminal
- type- - type
relation
relation - type- - type
relation - type- - type

The following equations are valid pattern primitives and relations:
Node type
- type and
(Edge relation
- type- terminal
The matching of vertices and arcs can be determined by
equality of attributes.
Since every crisp set can be represented as a particular case of
a fuzzy set by setting the membership to 0 or 1 for all elements,
we can extend the definition to include fuzzy attributes.
In a fuzzy attributed graph, each vertex may take attributes
[23]. For each attribute
from the set
, it will take values from
.
The set of all possible fuzzy attribute-value pairs is
, where
is a fuzzy
set on the attribute-value set . A valid pattern primitive is just
a subset of Lv in which each attribute appears only once, and
represents the set of all those valid pattern primitives. Thus,
each vertex will be represented by an element of .
Similarly, each arc may take attributes from the set
in which each
may take values from
. And
denotes the set of all possible relational attribute value pairs,
is a fuzzy set on the relational attribute value set .
where
A valid relation is just a subset of La in which each attribute
appears only once. The set of all those valid relations is denoted
as .
,
Definition 2: A fuzzy attributed graph over
is defined to
with an underlying graph structure
, where
is called a fuzzy
be an ordered pair
vertex set and
is called a fuzzy arc set. The mapping
and
are called fuzzy vertex interpreter
and fuzzy arc interpreter, respectively [24].
With the aforementioned definition and the assumption that
the accuracy of the circuit extraction is 90%, we may have an
-type node and its possible relationship to another node represented as
Node type
terminal

- type

- type

and

Edge relation
- type- terminal
- type- - type
- type- - type

- type- terminal
terminal- terminal
- type- - type

Fig. 1. Pattern circuit.

Definition 3: In pairing two fuzzy attributed graphs, nodes
that are paired are named core nodes; nodes that are not paired
but have branches directly connected to core nodes are named
goal nodes, and the others are named free nodes.

III. CIRCUIT GRAPH REPRESENTATION
A. Subgraph Isomorphism
The problem of subcircuit extraction can be transformed to
consists of a
the subgraph isomorphism problem. A graph
finite nonempty set
of points together with a prescribed set of unordered pairs of distinct points of [25].
of points in
is a line of , and is
Each pair
said to join and . A subgraph of is a graph having all of
its points and lines in . The subgraph isomorphism problem is
defined as: Given a graph and another larger graph , to find
all the subgraphs of which are identified with .
B. Subcircuit Extraction Problem
Similarly, the subcircuit extraction problem is to determine
whether one given pattern circuit has any isomorphic circuits
in the input circuit. A 2-input NAND gate serving as the pattern
circuit is shown in Fig. 1. In Fig. 2, a netlist is shown as the input
circuit (i.e., main circuit), in which we will find the instance of
the pattern circuit. Our goal is to verify that the netlist composed
of M8, M9, M10, and M11 in the input circuit is isomorphic to
the pattern circuit.
A circuit graph contains two types of nodes: device and terminal. It is a bipartite (or 2-chromatic) graph, in which device
vertices connect to only terminal vertices, and terminal vertices
connect only to device vertices. A device is represented by a
square, while a terminal is represented by a circle. Therefore,
we can convert the 2-input NAND circuit in Fig. 1 to a graph in
Fig. 3(a). If we give each node a value, Fig. 3(a) can be transformed to Fig. 3(b). The integer values can be obtained from the
circuit file, which we will introduce later.
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memberships of a component belonging to an -type device, a
-type device and a terminal, respectively, and

with
,(
) being memberships of an edge between -type device and terminal, between
-type device and terminal, between terminal and terminal, between -type device and -type device, between -type device and -type device, and between -type device and -type,
respectively.
is a core node in G1 and its pair node in G2 is
,a
If
square distance between the two core nodes can be given by
Fig. 2. Main circuit.

(1)
where
is a unified distance
. For goal
nodes and free nodes in G1 and G2, since there is no pair node,
the corresponding square distances can be defined as distances
to a zero vector as follows:

(2)

(3)
A synthesis square distance caused by all nodes then can be
Fig. 3. (a) Graph representation of a 2-input NAND gate. A device is represented by a square, and a terminal is represented by a circle. (b) Coded graph
representation of a 2-input NAND gate. A device has a negative integer value,
and a terminal vertex has a positive integer value. These values are obtained
from the circuit file.

IV. FUZZY ATTRIBUTED GRAPH ALGORITH ON SUBCIRCUIT
EXTRACTION PROBLEM
A. Similarity of a Fuzzy Attributed Graph Pair
We apply the definition of the similarity [26] to our subcircuit
extraction problem. Assume we have a fuzzy attributed graph
pair: one is the pattern circuit graph, G1; the other is a candidate
subcircuit graph, G2. The th vertex in G1 and G2 is denoted as
and , respectively. Any node and can be represented
by a vector of and , respectively. The edge between and
in G1 can be represented by a vector of
, and the edge
between and in G2 can be represented by a vector of
.
Similarity between G1 and G2 is calculated with all the , ,
and
. The vertex in G1 and G2 can be expressed as
and
,
respectively, where
,
,(
, 2, 3) are

(4)
where is the number of core nodes, J1 the number of goal
nodes and free nodes in G1, and J2 the number of goal nodes
and free nodes in G2.
and
are paired branches
Similarly, if branches
and
, respectively),
(i.e., nodes and are paired with
a square distance between two paired branches whose both end
nodes are core nodes can be given as:

(5)
If
and
is the th branch pair, then
can
also be represented as
. Thus, (5) can also be written as
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For other branches in G1 and G2, the corresponding square distances can be given by

TABLE I
A 2-INPUT NAND GATE REPRESENTATION IN THE CIRCUIT FILE

(6)

(7)
A synthesis square distance caused by all edges can also be
given as:

(8)
where is the number of paired branches whose both end nodes
are core nodes, L1 the number of other branches in G1, and L2
the number of other branches in G2.
It is clear that both DA and DE are unified. So a similarity
measure between a fuzzy attributed graph pair can be defined
directly with

(9)
where
and
are properly selected parameters, which are
both set to 0.5 in our algorithm.
To determine the subgraph isomorphism between the two
fuzzy attributed graphs, we should measure how much one
fuzzy attributed graph is a part of another. We denote the
measurement as COM, shown in (10). Value “1” stands for a
complete part.

(10)
where

is the number of core nodes, and
and
are two fuzzy attributed graphs, consisting of
only the core nodes in G1 and G2, respectively. This notation
provides us a good way to determine the similarity between the
two graphs based on the percentage of the core nodes in each
graph. That is, if all nodes of one of the two graphs become core
nodes, then this graph is a subgraph of the larger graph; if all the
nodes of the two graphs are core nodes, then the two graphs are
equivalent.
B. Fuzzy Attributed Graph Algorithm on Subcircuit
Extraction Problem
Given two fuzzy attributed graphs G1 and G2. G1 is the pattern circuit graph, and G2 is the candidate subcircuit graph. G1
has
nodes, which is represented as
, and G2
. Assume
has nodes, which is represented as
Vdd is the start node for both graphs. Our subcircuit extraction
algorithm is partitioned into two parts: Circuit setup and subcircuit identification.

C. Circuit Setup
The objective is to analyze the circuit file and choose the candidate subcircuits. First, we read in the circuit file, and partition
the circuit. The circuit files have the following format:
type
where Mxx is the name of the MOSFET device, is the node
connected to the Mxx’s drain, is the node connected to the
Mxx’s gate, is the node connected to the Mxx’s source, is
the node connected to the Mxx’s bulk, and type denotes the
device’s type (i.e., -type or -type). For example, Table I is
part of a circuit file, and it is actually a two-input NAND gate.
“2” denotes the power (i.e., Vdd), and “1” denotes the ground
(i.e., GND).
To make the subcircuit identification process easier, we represent the Mxx (i.e., device) as a negative integer to distinguish
it from the terminal that is a positive integer. For example, since
in the ASCII character set, then expressed as a radix-10
. In the same
integer, M1 becomes
manner, we convert all the transistors’ names into negative integers.
Next, we partition the circuit. The circuit can be partitioned
according to the appearance of “2” in the source column. We
read each line from top to bottom. If a line has a “2” in the
source columns, and the next line has a different value in the
source column, the program will partition these two lines into
different netlists.
Second, we choose those netlists containing four devices as
candidate netlists. This is because a two-input NAND gate consists of four devices.
We now provide an example to make the whole procedure
clear. Given a raw circuit file shown in Fig. 4(a), we choose the
first five columns, and replace Mxx with a negative integer, and
thus obtain a circuit as shown in Fig. 4(b).
The raw circuit is partitioned into six netlists, as shown in
Fig. 5.
If the amount of the transistors in a netlist is four, the netlist
will be considered a candidate netlist. Thus, there are three candidate netlists: The first, the third and the sixth netlists. Each
netlist is equivalent to a circuit graph, as shown in Fig. 6. Although we can see that Fig. 6(a) and (b) are two-input NAND
gates, and Fig. 6(c) is a two-input NOR gate, the computer does
not know. We need to identify these NAND gates in the identification procedure later. Also, these three example graphs show
that it is possible that different kinds of netlists can exist in the
candidate netlists.
In addition, it is necessary to create a Hash table. The th
column stores all the information of a node whose value is , in-
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Fig. 7. (a) Column 771 in the Hash table. It stores all the attributes of device
771 in the circuit file. (b) Column 20 in the Hash table. It stores all the attributes of terminal 20 in the circuit file.

0

Fig. 4. (a) Raw circuit file. (b) Circuit after data processing.

Fig. 5. Circuit has been partitioned into six netlists.

1) Since the Hash table tells us what a node’s neighbors are,
it is possible to find whether there is an edge between the
core nodes and the element in the goal node set.
2) Since the Hash table tells us how many neighbors a node
has, it is possible to find out how many edges there are from
the core node set.
3) It helps to find whether an element has been explored.
The Hash table is established as follows: The th column
stores all the information of a vertex with value . It has the
neighbor
. We
format of type weight flag neighbor
assume the type value for a -type device, -type device, and
a terminal is 3, 4, and 0, respectively. The weight for a terminal
is defined as: Number of -type neighbors 3 number of
-type neighbors 4; and a device’s weight is always 0. If a
vertex has been visited, then the flag is set to “1”; otherwise, it
is “0”. The length of the vector is extended to the length of Hash
table with zeros. For example, according to Table I, an -type
device 771 has all of its information in column 771, as shown
in Fig. 7(a). Assume it has not been visited. The first row is 4
because this node is an -type device, whose type value is 4;
the second row is 0 because a device’s weight is always 0; the
third row is 0 because it has not been visited; row 4 through row
six are its three neighbors. Terminal 20 has all of its information in column 20, as shown in Fig. 7(b). Assume it has been
visited. The first row is 0 because this node is a terminal, whose
type value is 0; terminal 20 is connected to two -type devices
and
), respectively. Thus, the second row is calcu(
lated as follows:
; the third row is 1 because
this node has been visited; the fourth row and the fifth row are its
two neighbors; we add zero to the last row because this vector
is shorter than the length of the Hash table.
D. Subcircuit Identification

Fig. 6. Circuit graph for a netlist. (a) Circuit graph for the netlist consisting
of devices 771, 772, 773, and 774. (b) Circuit graph for the netlist
consisting of devices 777, 778, 779, and 780. (c) Circuit graph for the
netlist consisting of devices 785, 786, 787, and 788.

0

0

0

0
0
0

0
0

0

0

0

0

cluding node type, its neighbors, and whether it has been visited
before. It plays an important role in the identification procedure
later, because of the following.

The objective is to identify the instances of the pattern circuit from the candidate subcircuits. We compare the fuzzy attributed graphs for pattern circuit (G1) and each candidate subcircuit (G2). Apparently, Vdd in G1 and Vdd in G2 is a core
node pair, thus, we first put Vdd of G1 into the core node set,
CNA, and put Vdd of G2 into the other core node set, CNB.
Set the flag attribute of Vdd to “1.” The following pseudocode,
shown in Fig. 8 is to implement the subcircuit identification for
each candidate subcircuit.
The maximum SIM of the above process is the similarity between G1 and G2. The corresponding core node pairs represent
the optimal matching result.
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TABLE II
EXPERIMENTAL RESULTS IN EXPERIMENT I

A. Experiment I
The objective is to see how well the algorithm performs with
increasing size of VLSI circuits. The number of true NAND
gates remains the same. Experimental results are shown in
Table II. G denotes the main circuit and S denotes the instance
of the pattern circuit in the main circuit. Identification time is
the time to find out all the subcircuits. Total time includes setup
time and subcircuit identification time. Run time is measured in
seconds. From Table II, it shows that the setup time increased
proportionally to the size of the input file; however, the identification time did not change. Also, our algorithm can find all
the NAND gates.
Fig. 8. Pseudocode for subcircuit identification using fuzzy attributed graph
approach.

For example, given the G1 (pattern circuit) and G2 (candidate
circuit) shown later, the only difference between G1 and G2 is
and the node 32 in G2.
the missing edge between device
The similarity between them is found to be 0.9.
Let us take another example. The similarity between the pattern circuit [Fig. 6(a)] and the candidate circuit [Fig. 6(c)] is
only 0.7.
This makes sense because the candidate circuit in the first
example is a 2-input NAND gate with a missing connection.
Since the similarity between the two graphs is not 1, it indicates that the candidate circuit is not an instance of pattern circuit. However, since the similarity between G1 and G2 (i.e., 0.9)
is above the threshold value (i.e., 0.8), it is possible that the
candidate circuit is an instance of a 2-input NAND gate with
some drawing errors. On the other hand, the similarity between
Fig. 6(a) and (c) (i.e., 0.7) falls below the threshold value, thus
the algorithm would say the candidate circuit is not a two-input
NAND gate at all. This is true because the candidate circuit in
the second example is actually a two-input NOR gate.
V. EXPERIMENTAL RESULTS
We implemented the proposed approach in Matlab on Sun
Ultra Sparc II 440 MHz, 1-G RAM platform. Three experiments
were carried out to investigate the algorithm performance.

B. Experiment II
The objective is to see whether the number of true NAND
gates in the circuit file has impact on the algorithm. The
input circuits remain to be 5,000-transistor, but we increase
the number of true NAND gates in it. Experimental results
are shown in Table III. It shows that the identification time
increased proportionally to the number of NAND gates, but the
setup time didn’t change. Also, it can find all the NAND gates.
C. Experiment III
The objective is to compare our fuzzy attributed graph algorithm with the commercial software called SubGemini and
two of the fastest approaches called DECIDE and SubHDP, as
shown in Table IV. DECIDE and SubHDP used the same platform as that used for this approach. However, SubGemini uses
SUN 4/490 25 MHz, so we normalize the run time with a scalar
factor, ratio of the two CPU rates. The four approaches use the
same testing circuits.
In Table IV, when the main circuit has no more than 5,000
transistors, the DECIDE and SubHDP algorithms are faster
than the fuzzy attributed graph approach. However, when the
main circuit has much more than 5,000 transistors, the fuzzy
attributed graph algorithm is faster.
We then plot the results in Table IV into Figs. 11 and 12. In
Fig. 11, the circuits are no more than 100,000 transistors. The
-axis denotes the number of transistors, and the -axis denotes
the total run time. We can see that the fuzzy attributed graph approach has kept a fast run time all the way. The gap between the
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TABLE III
EXPERIMENTAL RESULTS IN EXPERIMENT II

TABLE IV
COMPARISONS OF THE FOUR ALGORITHMS

Fig. 9. Pattern circuit (G1).

Fig. 10. Candidate circuit (G2).

fuzzy approach and the other three approaches becomes larger
and larger with the increase of the circuit size. In Fig. 12, the
circuits are larger than 100,000 transistors. The fuzzy approach
still keeps the lowest run time.

graph can be represented as
, where is the number
of vertices, and denotes the number of edges.
In the circuit setup part, finding a “2” in the source column
time [27]. Since we have at least “2’s” in number,
takes
so the circuit partition takes
. In the subcircuit identification part, assume the matching time between a pair of vertices
. Since there are
vertices in a pattern circuit graph,
is
. Since we have at least
the worst case matching time is
candidate subcircuits, so the worst case identification time is
.
Finally, we add the circuit setup time and subcircuit identifi.
cation time together. The total run time is

VI. DISCUSSIONS AND CONCLUSION
A. Time Complex Analysis
In order to explain why the fuzzy attributed graph has such
an excellent performance, we analyze the time complexity for
the three experiments. Assume we have an -transistor input
circuit with instances of the pattern circuit in it. Each circuit
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Fig. 11. Comparisons among four algorithms: SubGemini, SubHDP, DECIDE, and fuzzy attributed graph when circuit is no more than 100,000 transistors. The
x-axis denotes the number of transistors in the main circuit. The y -axis is the total run time.

Fig. 12. Comparisons among four algorithms: SubGemini, SubHDP, DECIDE, and fuzzy attributed graph when circuit is larger than 100,000 transistors. The
x-axis denotes the number of transistors in the main circuit. The y -axis is the total run time.

The aforementioned analysis can explain the experimental results. In Experiment I, was increasing, but and remained
unchanged. Therefore, the circuit setup time increases proportionally to the size of the input file, but the identification time
did not change.
and remained
In Experiment II, was increasing, but
unchanged. Therefore, the setup time did not change, but the
subcircuit identification time increased proportional to the
number of NAND gates.
In Experiment III, , , and were all increasing, so both
the setup time and subcircuit identification time increased. The
results match well with the complexity computation,
.

B. Conclusions
The experimental results show that the fuzzy attributed graph
is an efficient approach to implement the subcircuit extraction
problem. By comparing the original circuit and the netlist extracted from the layout, the algorithm can not only find out all
the instances of the pattern circuit, but also tell how much degree
a candidate circuit is an instance of the pattern circuit. Importantly, it is the fastest algorithm over the existing commercial
software and algorithms. Its advantages become more notable
with the increase of the circuit size. This is because the fuzzy attributed graph algorithm employs several effective approaches
to reduce the setup time and the identification time. First, we
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pick only the netlists that consist of the same number of transistors as that in the pattern circuit. It helps greatly, to take out
a number of false netlists. Second, in the subcircuit identification procedure, we terminate the program if no new core node
pair was found after one iteration. Therefore, we can diagnose
a false netlist at a very early time. Note that this algorithm used
NAND gate as the pattern circuit; however, it can be other primitive gates, for example, AND gate, OR gate, buffer, and NOR
gate. This algorithm should also work for complex gates, such as
exclusive-OR (XOR), exclusive-NOR (XNOR), AND-OR-INVERTER (AOI), OR-AND-INVERTER (OAI), 2-to-1 multiplexer, and RAM cell. This makes our fuzzy attributed graph
approach widely applicable to different circuits.
Our algorithm is the first fuzzy logic approach to solve the
subcircuit extraction problem. It has a valuable contribution to
the VLSI physical design automation, because it has superior
speed over other software on flat layout versus schematic. In addition, the successful implementation of fuzzy attributed graph
on the subcircuit extraction problem verifies the ability of fuzzy
logic on practical very large scale integrated circuits applications. The complexity analysis agrees with experimental results.
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